This paper deals with the efficient parallel search of square m-sequences on both modern CPUs and GPUs. The key idea is based on applying particular vector processor instructions with a view to maximizing the advantage of Single Instruction Multiple Data (SIMD) and Single Instruction Multiple Threads (SIMT) execution patterns. The developed implementation was adjusted to testing for the maximum-period of m-sequences of some particular forms. Furthermore, the early abort sieving strategy based on the application of SAT-solvers were presented. With this solution, it is possible to search m-sequences up to degree 32 exhaustively.
I. INTRODUCTION
Feedback Shift Registers (FSR) are used to generate cryptographically applicable binary sequences. They have many proponents due to their simplicity, both software and hardware effectiveness and well-known properties. In particular, stream ciphers designers use them to construct invertible mappings with internal state. The strongly desirable property of stream ciphers is their long period. Therefore, the FSR used in them should also have this feature. Informally, the period of mapping is the length of the most extended cycle in its state transition graph.
In recent years, many cryptographic algorithms such as stream ciphers (for example GRAIN which is NIST standard [9] , Trivium [3] or Achterbahn [2] ), lightweight block ciphers and sponge-based generators [4, 10] have used NLFSR for providing both security and efficiency. In most cases, NLF-SRs have much greater linear-complexity than LFSRs of the same period, which is directly connected with the security of cryptographic algorithms [12] .
Computationally efficient methods for construction of cryptographically strong NLFSRs remains unknown. The most critical NLFSR related problem is finding a systematic procedure for constructing NLFSRs with a long confirmed period. Available algorithms either consider some individual cases or apply to low order NLFSRs only [7, 14, 16] . Nikolay Poluyanenko developed the most efficient method. However, it was not sufficient to obtain applicable NLFSR of degree 30 or higher [13] . Moreover, it requires the usage of special-purpose Field-Programmable Gate Arrays (FPGA) hardware, which is not commonly available.
If we look at the above-mentioned subject from another point of view, NLFSRs are also known as de Bruijn sequences.
In a de Bruijn series of order n, all 2 n different binary ntuples appear precisely once. A modified de Bruijn sequence is obtained from a proper de Bruijn sequence by removing tuple containing zero elements only.
Another essential sequence type, which statistical and structural properties were examined, are so-called m-sequences. Boolean functions that generate the m-sequence can by constructed by introducing nonlinear disturbances into linear functions [11] . Unfortunately, complexity of this approach is extremely high for orders greater than 8. As a result in this paper we address the problem of efficient searching for msequences with a guaranteed full period by exhaustively search for the NLFSR with the following form of feedback function:
f (x 0 , x 1 , . . . , x n−1 ) = g(x 0 , x 1 , . . . , x n−1 ) + x i + x i · x j for which i = j, 1 ≤ i, j ≤ n − 1 and g(x 0 , x 1 , . . . , x n−1 ) is defined by a primitive polynomial over F 2 . Owing to the large number of candidate feedback functions, the search was conducted on GPUs and special strategy of early abort via SAT solvers' detection of short cycles were applied.
The aforementioned computational experiment allows obtaining an extensive, complete list of n-bit NLFSR (n < 31) with a maximum period for the considered form of feedback functions. The previous research in the investigated area has resulted in maximum period NLFSR up to degree 27 [6] on Central Processing Units (CPU) and up to degree 29 on FPGA [13] . We have enumerated all m-sequences up to degree 31. Obtained results suggest the dependency between the Hamming weight of feedback functions and the period of NLFSR generated by that function was observed (see Table  VII ).
II. BASIC NOTATIONS AND DEFINITIONS
Definition 1: Binary Feedback Shift Register of order n is a mapping F n 2 → F n 2 of the form: (x 0 , x 1 , ..., x n−1 ) → (x 1 , x 2 , ..., x n−1 , f(x 0 , x 1 , ..., x n−1 )),
where:
• f is a boolean function of n variables; • x n−1 is an output bit. Depending on the type of feedback function two main types of shift registers are concerned: stream ciphers (for example GRAIN which is NIST standard [9] , Trivium [3] or Achterbahn [2] ), lightweight block ciphers and sponge-based generators [4, 10] have used NLFSR for providing both security and efficiency. In most cases, NLF-SRs have much greater linear-complexity than LFSRs of the same period, which is directly connected with the security of cryptographic algorithms [12] .
If we look at the above-mentioned subject from another point of view, NLFSRs are also known as de Bruijn sequences. 
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II. BASIC NOTATIONS AND DEFINITIONS
Definition 1: Binary Feedback Shift Register of order n is a mapping F n 2 → F n 2 of the form:
• f is a boolean function of n variables; • x n−1 is an output bit. Depending on the type of feedback function two main types of shift registers are concerned: The period of an FSR is the length of the longest cyclic output sequence it generates.
Definition 2: A de Bruijn sequence of order n is a cyclic sequence of length 2 n of elements of F 2 in which all different n-tuples appear exactly once.
Definition 3: A modified de Bruijn sequence of order n is a sequence of length 2 n − 1 obtained from a de Bruijn sequence of order n by removing one zero from the tuple of n consecutive zeros.
From the cryptographic or random number generation perspective, it is strongly desirable that NLFSR of order n should generate a de Bruijn sequence of order n. Furthermore, due to practical reasons, the following conditions should be fulfilled:
• the number of feedback function's linear and nonlinear terms should remain as small as possible; • the algebraic degree of feedback function should be the lowest possible; • the feedback function should be easy to generate. So-called square m-sequences achieve all the considered restrictions.
Definition 4: A square m-sequence is a bit sequence generated by a shift register with a feedback function with the following form:
Moreover, square m-sequences can be described by a very concise form of the recurrence, which can by formulated as:
where s i denotes the i-th position in the sequence s. It is well-known, that square m-sequences can be algorithmically generated by introducing nonlinear disturbances into linear functions, for example by the following form:
is linear functions whose LFSR generates maximum-period sequence. From the theory of de Bruijn sequences [15] , it can be concluded that g(x 0 , x 1 , . . . , x n−1 ) must be defined by a primitive polynomial in
III. MASSIVELY PARALLEL ALGORITHM Due to overhelming number of possible feedback functions (see Table I ), we have constructed massively parallel algorithm for the search of square m-sequences. It examines the provided functions' period completeness by enumerating the following states and checking for their uniqueness. In practice, it satisfies to prove that their initial states will be generated after exactly 2 n − 1 steps. For the sake of completeness of the specifications considered in the algorithm 1, it should be completed that popcount indicates an operation of returning the number of ones in the given integer and mod -an instruction of a division with the remainder. The algorithm 1 considered above can be implemented on all kinds of Graphical Processing Units (GPU) resulting in efficiency advantage over modern CPUs. It is strongly recommended to take advantage of SIMD (Single Instruction Multiple Data), a parallel execution model of modern CPUs, to achieve maximum possible efficiency. With the 19 application of SIMD vector instructions, simple calculations, such as xor, bit shifts or counting ones in a word can be performed even on eight words by one thread. For example the concurrent rotation of 8 32-bits words can be realized by the Intel processor intrinsic _mm256_mullo_epi32, whearas xor can be computed via _mm256_xor_si256.
As far as GPU implementation and its SIMT (Single Instruction Multiple Threads) parallel model are concerned, the most significant factor is to determine the number of ones in the given integer effectively. It can be realized by generating ptx code or exploiting popcntq instruction on NVIDIA graphics cards and their CUDA (Compute Unified Device Architecture) development tools. Nevertheless, it is impossible to achieve similar performance on OpenCL (Open Computing Language) implementations. Moreover we have observed that usign one thread per one i state strategy is obviously optimal. Unluckily performing conditional instructions on GPU is exceptionally inefficient. Consequently, the inner if condition should be omitted in these kind of implementations. As a result the developed algorithm posses no early abort strategy on GPU platform, which would allow to efficient filtration of shortperiod NLFSRs. However, it can be realized on CPU by the usage of SAT-solvers.
IV. APPLICATION OF SAT SOLVERS
For polynomials up to degree 31, GPU exhaustive cycle verification method works well since we can examine thousands of registers at once. For polynomials of higher degrees, we found FPGA and CPU implementations much more convenient. Furthermore, before full-cycle FPGA or GPU exhaustive verification, we strongly recommend to check for short cycle existence by solving a Boolean satisfiability problem. It can be realized automatically with the help of some open source tools. Firstly, it is required to translate our for example C programming language implementation to And-Inverter Graphs (AIG), which are intermediate states only of Algebraic Normal Form generation (ANF). This step can be done by usage of ABC: System for Sequential Logic Synthesis and Formal Verification and SAW The Software Analysis Workbench. From ANF, there is the well-known path to Conjunctive Normal Form (CNF), which is finally inputted to SAT-solver (Cadical and Lingeling work well and much better than other more popular SAT-solvers in this case [1] ). We do not know NLFSR cycles structure, but the majority of polynomials of degree higher than 31 can be quickly eliminated by SAT searching of cycles shorter than 16 states. FPGA or CPU based full cycle verification is being performed in case of UNSAT (no model found) result of prior SAT short cycle check. SAT-based pre-phase works entirely on the CPU, which gives us tremendous resources utilization rate of the entire computing system. The proposed approach is inspired by the work of Elena Dubrova and Maxim Teslenko [8] , [5] . It is worth mentioning that the first application of SAT solvers to NLFSR was motivated by the search of short cycles in stream ciphers [8] .
V. EXAMPLE APPLICATION OF SAT-SOLVER FILTERING

RESULTS
Short cycle existence of polynomial can be checked during filtration phase in seconds. For instance polynomial x 0 + x 3 + x 31 +x 1 +x 1 x 2 is being checked for consecutive cycle lenghts: 1) cycle lengths equal from 2 to 5 -gives us UNSAT result in miliseconds which means that there is no 2,3,4,5-step cycle 2) cycle lenght equal to 6 -gives us SAT result in less than 3 seconds and bits assignment is equal to 10011010011010011010011010011010 Next polynomial x 0 + x 3 + x 31 + x 1 + x 1 x 3 has 2-step cycle and SAT solver returned the assignment 10101010101010101010101010101010 in less than 2 seconds. The exact distribution of cycle lengths remains unknown. Nevertheless, the vast majority of polynomials has cycles shorter than 32-steps and can be easily eliminated in seconds without using extensive computing power. It is estimated that the rejection ratio is approximately about 70% of rejected polynomials for NLFSR degree 31 and checking time less than 60 seconds. Further extension of checking time or the length of the short cycles probably will not result in a performance gain.
VI. PERFORMANCE EVALUATION
A fair comparison of the efficiency of various computing platforms is a very troublesome task due to their completely diverse characteristic. Therefore we simplify the comparison by analyzing only the most important efficiency indicators such as:
• the time of one n-bit full-cycle NLFSR enumeration T cycle , • the number of simultaneously tested NLFSRs, • the estimated time of enumeration of 1 GB pack of n-bit NLFSRs excluding memory transactions T 1GB . The time of one n-bit full-cycle NLFSR enumeration T cycle is based on the measurement of search time of 10 5 possible NLFSRs for CPU and GPU. The computations were conducted on following computing platforms:
• Intel Core i7 6700K, 4.0 GHz CPU, MSI GeForce GTX 1080 8GB GDDR5 with 32 GB of RAM, • 2 x Xeon 2699 v3, Tesla K80 with 32 GB of RAM, • Xeon2699 v4, Tesla P100 with 32 GB of RAM. As it can be seen from the Tables III and IV GPUs are very efficient for small NLFSRs, but they tend to lose efficiency with the growth of NLFSR order. Consequently, as it can be concluded from Figure 2 and Tables III and IV for n i7-6700 Xeon2699v3 Xeon2699v4 23 0,0001 0,0001 0,0002 24 0,0002 0,0002 0,0003 25 0,0004 0,0004 0,0007 26 0,0008 0,0008 0,0014 27 0,0016 0,0017 0,0027 28 0,0033 0,0033 0,0055 29 0,0065 0,0066 0,0110 30 0,0130 0,0132 0,0220 31 0,0261 0,0263 0,0439 32 0,0546 0,0527 0,0877 Tables V and  VI) , which means that we can search for NLFSR's of degrees higher than 32 without any performance drop (this is a currently ongoing process). GPU devices have a significant advantage in NLFSR's searching up to degree 30. For higher degrees, we can see the performance drop. It is caused by switching the arithmetic of integers from 32-bit word length to 64-bit one and cannot be avoided. One of the possible solutions to the problem mentioned above is applying a bit-slicing method to the algorithm implementation, although it was not the case in our application.
VII. MOST SIGNIFICANT RESULTS
With the usage of algorithm 1 all the NLFSR with feedback function of considered form up to degree 31 were enumerated. Examples of aforementioned feedback functions are given below:
• n = 30:
x 0 +x 4 +x 6 +x 7 +x 9 +x 10 +x 11 +x 12 +x 16 +x 17 +x 21 + 16 . Moreover, it has been observed that the feedback functions with around half of non-zero coefficients are more likely to occur than the others. What is more, the most desirable polynomials with the low number of non-zero coefficients are extremely rare in practice or even impossible to find for high degrees. This observation has been illustrated in Table  VII . Taking all of the above into consideration, it can be concluded that the construction of ideal cryptographic NLFSR with maximum-period and very concise form is still an open problem.
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